## CS5504

## Low-power, 20-bit A/D Converter

## Features

- Delta-sigma A/D Converter
- 20-bit, No Missing Codes
- Linearity Error: $\pm 0.0007 \% F S$
- 2 Differential Inputs
- Pin-selectable Unipolar/Bipolar Ranges
- Common Mode Rejection
$105 \mathrm{~dB} @ \mathrm{dc}$
$120 \mathrm{~dB} @ 50,60 \mathrm{~Hz}$
- Either 5V or 3.3V Digital Interface
- On-chip Self-calibration Circuitry
- Output Update Rates up to 200/Sps
- Low Power Consumption: 4.4 mW


## Description

The CS5504 is a 2-channel, fully differential 20-bit, seri-al-output CMOS A/D converter. The CS5504 uses charge-balanced (delta-sigma) techniques to provide a low cost, high-resolution measurement at output word rates up to 200 samples per second.

The on-chip digital filter offers superior line rejection at 50 Hz and 60 Hz when the device is operated from a 32.768 kHz clock (output word rate $=20 \mathrm{Sps}$ ).

The CS5504 has on-chip self-calibration circuitry which can be initiated at any time or temperature to ensure minimum offset and full-scale errors.

Low power, high-resolution and small package size make the CS5504 an ideal solution for loop-powered transmitters, panel meters, weigh scales and batterypowered instruments.

## ORDERING INFORMATION

See page 23.


ANALOG CHARACTERISTICS (TA $_{A}=T_{M I N}$ to $T_{M A X} ; V A_{+}=5 \mathrm{~V} \pm 10 \% ; \mathrm{VA}^{-}=-5 \mathrm{~V} \pm 10 \%$; VD+ $=$ $3.3 \mathrm{~V} \pm 5 \%$; VREF $+=2.5 \mathrm{~V}$, VREF- $=0 \mathrm{~V}$; fcLk $=32.768 \mathrm{kHz}$; Bipolar Mode; $\mathrm{R}_{\text {source }}=1 \mathrm{k} \Omega$ with a 10 nF to GND at AIN.) (Notes 1, 2)

| Parameter* |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Specified Temperature Range |  |  | -40 to +85 |  |  | ${ }^{\circ} \mathrm{C}$ |
| Accuracy |  |  |  |  |  |  |
| Linearity Error |  |  | - | 0.0007 | 0.0015 | $\pm \%$ FS |
| Differential Nonlinearity |  | (No Missing Codes) | 20 | - | - | Bits |
| Full Scale Error |  | (Note 3) | - | $\pm 4$ | $\pm 32$ | LSB |
| Full Scale Drift |  | (Note 4) | - | $\pm 8$ | - | LSB |
| Unipolar Offset |  | (Note 3) | - | $\pm 8$ | $\pm 32$ | LSB |
| Unipolar Offset Drift |  | (Note 4) | - | $\pm 8$ | - | LSB |
| Bipolar Offset |  | (Note 3) | - | $\pm 4$ | $\pm 16$ | LSB |
| Bipolar Offset Drift |  | (Note 4) | - | $\pm 4$ | - | LSB |
| Noise (Referred to Output) |  |  | - | 2.6 | - | LSBrms |
| Analog Input |  |  |  |  |  |  |
| Analog Input Range: | Unipolar Bipolar | (Note 5) |  | $\begin{gathered} 0 \text { to }+2.5 \\ \pm 2.5 \end{gathered}$ |  | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Common Mode Rejection: | $\begin{aligned} & \mathrm{dc} \\ & 50,60-\mathrm{Hz} \end{aligned}$ | (Note 2) | $120$ | $105$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Off Channel Isolation |  |  | - | 120 | - | dB |
| Input Capacitance |  |  | - | 15 | - | pF |
| DC Bias Current |  | (Note 1) | - | 5 | - | nA |
| Power Supplies |  |  |  |  |  |  |
| DC Power Supply Currents: | ITotal IAnalog IDigital |  | - | $\begin{gathered} 465 \\ 425 \\ 40 \end{gathered}$ | 600 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Power Dissipation <br> Power Supply Rejection |  |  | - | 4.4 | 6.0 | mW |
|  |  |  | - | 80 | - | dB |

Notes: 1. Both source resistance and shunt capacitance are critical in determining the CS5504's source impedance requirements. Refer to the text section Analog Input Impedance Considerations.
2. Specifications guaranteed by design, characterization and/or test.
3. Applies after calibration at the temperature of interest.
4. Total drift over the specified temperature range since calibration at power-up at $25^{\circ} \mathrm{C}$
5. Common mode voltage may be at any value as long as AIN+ and AIN- remain within the VA+ and VA- supply voltages.
6. All outputs unloaded. All inputs CMOS levels.

* Refer to the Specification Definitions immediately following the Pin Description Section.

Specifications are subject to change without notice.

## DYNAMIC CHARACTERISTICS

| Parameter | Symbol | Ratio | Units |
| :--- | :---: | :---: | :---: |
| Modulator Sampling Frequency | $\mathrm{f}_{\mathrm{s}}$ | $\mathrm{f}_{\text {clk }} / 2$ | Hz |
| Output Update Rate (CONV $=1$ ) | $\mathrm{f}_{\text {out }}$ | $\mathrm{f}_{\text {clk }} / 1622$ | Sps |
| Filter Corner Frequency | f -3dB | $\mathrm{f}_{\mathrm{clk}} / 1928$ | Hz |
| Settling Time to $1 / 2$ LSB (FS Step) | $\mathrm{f}_{\mathrm{s}}$ | $1 / \mathrm{f}_{\text {out }}$ | s |

5V DIGITAL CHARACTERISTICS ( $T_{A}=T_{M I N}$ to $T_{M A X} ; V A+, V D+=5 \mathrm{~V} \pm 10 \%$; VA- $=-5 \mathrm{~V} \pm 10 \%$; DGND = 0.) (Notes 2, 7)

| Parameter |  | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-Level Input Voltage: | XIN <br> All Pins Except XIN | $\begin{aligned} & V_{I H} \\ & V_{I H} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 2.0 \\ & \hline \end{aligned}$ |  | - | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Low-Level Input Voltage: | XIN <br> All Pins Except XIN | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| High-Level Output Voltage | (Note 8) | Voh | (VD+)-1.0 | - | - | V |
| Low-Level Output Voltage | lout $=1.6 \mathrm{~mA}$ | Vol | - | - | 0.4 | V |
| Input Leakage Current |  | lin | - | $\pm 1$ | $\pm 10$ | $\mu \mathrm{A}$ |
| 3-State Leakage Current |  | loz | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Digital Output Pin Capacita |  | Cout | - | 9 | - | pF |

Notes: 7. All measurements are performed under static conditions.
8. lout $=-100 \mu \mathrm{~A}$. This guarantees the ability to drive one TTL load. $(\mathrm{VOH}=2.4 \mathrm{~V} @$ lout $=-40 \mu \mathrm{~A})$.
3.3V DIGITAL CHARACTERISTICS (TA $=\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\mathrm{MAX}} ; \mathrm{VA}_{+}=5 \mathrm{~V} \pm 10 \% ; \mathrm{VD}+=3.3 \mathrm{~V} \pm 5 \%$;

VA- = $-5 \mathrm{~V} \pm 10 \%$; GND = 0V.) (Notes 2, 7)

| Parameter |  | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-Level Input Voltage: | XIN <br> All Pins Except XIN | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | $\begin{aligned} & \text { 0.7VD+ } \\ & \text { 0.6VD+ } \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Low-Level Input Voltage: | XIN <br> All Pins Except XIN | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{II}} \end{aligned}$ |  |  | $\begin{aligned} & \text { 0.3VD+ } \\ & \text { 0.16VD+ } \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| High-Level Output Voltage | lout $=-400 \mu \mathrm{~A}$ | VOH | (VD+)-0.3 | - | - | V |
| Low-Level Output Voltage | lout $=400 \mu \mathrm{~A}$ | Vol | - | - | 0.3 | V |
| Input Leakage Current |  | lin | - | $\pm 1$ | $\pm 10$ | $\mu \mathrm{A}$ |
| 3-State Leakage Current |  | loz | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Digital Output Pin Capacita |  | Cout | - | 9 | - | pF |

5V SWITCHING CHARACTERISTICS (TA = $T_{M I N}$ to $T_{m A X ; ~ V A+, ~ V D+~}^{\text {C }} 5 \mathrm{~V} \pm 10 \%$;
VA- = $-5 \mathrm{~V} \pm 10 \%$; Input Levels: Logic $0=0 \mathrm{~V}$, Logic $1=\mathrm{VD}+; \mathrm{CL}=50 \mathrm{pF}$.) (Note 2)

| Parameter |  |  | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Master Clock Frequency | Internal Oscillator External Clock |  | $\begin{aligned} & \mathrm{XIN} \\ & \mathrm{f}_{\mathrm{clk}} \end{aligned}$ | $\begin{gathered} 30.0 \\ 30 \end{gathered}$ | $32.768$ | $\begin{aligned} & 53.0 \\ & 330 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| Master Clock Duty Cycle |  |  |  | 40 | - | 60 | \% |
| Rise Times: | Any Digital Input Any Digital Output | (Note 9) | trise |  | $50$ | 1.0 | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \end{aligned}$ |
| Fall Times: | Any Digital Input Any Digital Output | (Note 9) | tall | - | $20$ | 1.0 | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |

## Start-Up

| Power-On Reset Period (Note 10) | tres | - | 10 | - | ms |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator Start-up Time $\quad$ XTAL $=32.768 \mathrm{kHz}$ (Note 11) | tosu | - | 500 | - | ms |
| Wake-up Period (Note 12) | twup | - | 1800/fclk | - | s |
| Calibration |  |  |  |  |  |
| CONV Pulse Width (CAL=1) (Note 13) | tccw | 100 | - | - | ns |
| CONV and CAL High to Start of Calibration | tscl | - | - | 2/f. ${ }_{\text {clk }}+200$ | ns |
| Start of Calibration to End of Calibration | $\mathrm{t}_{\text {cal }}$ | - | 3246/fclk | - | s |

Conversion

| Set Up Time A0 to CONV High | $\mathrm{t}_{\text {sac }}$ | 50 | - | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Hold Time A0 after CONV High | thca | 100 | - | - | ns |
| CONV Pulse Width | tcpw | 100 | - | - | ns |
| CONV High to Start of Conversion | $\mathrm{tscn}^{\text {chen }}$ | - | - | 2/fflk +200 | ns |
| Set Up Time BP/UP stable prior to DRDY falling | tbus | 82/foclk | - | - | s |
| Hold Time BP/UP stable after DRDY falls | tbuh | 0 | - | - | ns |
| Start of Conversion to End of Conversion (Note 14) | tcon | - | 1624/f.flk | - | s |

Notes: 9. Specified using $10 \%$ and $90 \%$ points on waveform of interest.
10. An internal power-on-reset is activated whenever power is applied to the device.
11. Oscillator start-up time varies with the crystal parameters. This specification does not apply when using an external clock source.
12. The wake-up period begins once the oscillator starts; or when using an external $f_{\text {clk }}$, after the power-on reset time elapses.
13. Calibration can also be initiated by pulsing CAL high while $\mathrm{CONV}=1$.
14. Conversion time will be $1622 / \mathrm{fclk}_{\mathrm{cl}}$ if CONV remains high continuously.
3.3V SWITCHING CHARACTERISTICS (TA $=T_{\text {min }}$ to $T_{\text {max; }} \mathrm{VA}_{+}=5 \mathrm{~V} \pm 10 \% ; \mathrm{VD}_{+}=3.3 \mathrm{~V} \pm$ $5 \%$; VA- $=-5 \mathrm{~V} \pm 10 \%$; Input Levels: Logic $0=0 \mathrm{~V}$, Logic $1=\mathrm{VD}+; \mathrm{CL}^{2}=50 \mathrm{pF}$.) (Note 2)

| Parameter |  |  | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Master Clock Frequency | Internal Oscillator External Clock |  | $\begin{gathered} \mathrm{XIN} \\ \mathrm{f}_{\mathrm{Clk}} \end{gathered}$ | $\begin{gathered} 30.0 \\ 30 \end{gathered}$ | $32.768$ | $\begin{aligned} & 53.0 \\ & 330 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| Master Clock Duty Cycle |  |  |  | 40 | - | 60 | \% |
| Rise Times: | Any Digital Input Any Digital Output | (Note 9) | trise |  | $50$ | 1.0 | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \end{aligned}$ |
| Fall Times: | Any Digital Input Any Digital Output | (Note 9) | tfall | - | 20 | 1.0 | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |

## Start-Up

| Power-On Reset Period (Note 10) | tres | - | 10 | - | ms |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator Start-up Time $\quad$ XTAL $=32.768 \mathrm{kHz}$ (Note 11) | tosu | - | 500 | - | ms |
| Wake-up Period (Note 12) | twup | - | 1800/fdik | - | s |
| Calibration |  |  |  |  |  |
| CONV Pulse Width (CAL=1) (Note 13) | tccw | 100 | - | - | ns |
| CONV and CAL High to Start of Calibration | tscl | - | - | 2/f. ${ }_{\text {clk }}+200$ | ns |
| Start of Calibration to End of Calibration | $\mathrm{t}_{\text {cal }}$ | - | 3246/fclk | - | S |

Conversion

| Set Up Time A0 to CONV High | $\mathrm{t}_{\text {sac }}$ | 50 | - | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Hold Time A0 after CONV High | thca | 100 | - | - | ns |
| CONV Pulse Widh | tcpw | 100 | - | - | ns |
| CONV High to Start of Conversion | $\mathrm{t}_{\text {scn }}$ | - | - | 2/fclk +200 | ns |
| Set Up Time BP/UP stable prior to DRDY falling | tbus | 82/fclk | - | - | s |
| Hold Time BP/UP stable after DRDY falls | tbuh | 0 | - | - | ns |
| Start of Conversion to End of Conversion (Note 14) | tcon | - | 1624/fclk | - | s |



Figure 1. Calibration Timing (Not to Scale)


Figure 2. Conversion Timing (Not to Scale)

5V SWITCHING CHARACTERISTICS (TA $_{A}=T_{\text {min }}$ to $T_{\text {max; }}$ VA,$+ V D_{+}=5 \mathrm{~V} \pm 10 \%$;
VA- $=-5 \mathrm{~V} \pm 10 \%$; Input Levels: Logic $0=0 \mathrm{~V}$, Logic $1=\mathrm{VD}+; \mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}$.) (Note 2)

| Parameter |  | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Clock |  | $\mathrm{f}_{\text {sclk }}$ | 0 | - | 2.5 | MHz |
| Serial Clock | Pulse Width High Pulse Width Low | $\begin{aligned} & \mathrm{tph}^{\mathrm{tpl}_{\mathrm{pl}}} \end{aligned}$ | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Access Time: | CS Low to data valid (Note 15) | tcsd | - | 60 | 200 | ns |
| Maximum Delay Time: | (Note 16) <br> SCLK falling to new SDATA bit | tdd | - | 150 | 310 | ns |
| Output Float Delay: | CS high to output Hi-Z (Note 17) SCLK falling to Hi-Z | $\begin{aligned} & \text { tfd1 } \\ & \text { tfd2 } \end{aligned}$ |  | $\begin{gathered} 60 \\ 160 \end{gathered}$ | $\begin{aligned} & 150 \\ & 300 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

Notes: 15. If $\overline{\mathrm{CS}}$ is activated asynchronously to $\overline{\mathrm{DRDY}}, \overline{\mathrm{CS}}$ will not be recognized if it occurs when $\overline{\mathrm{DRDY}}$ is high for 2 clock cycles. The propagation delay time may be as great as $2 \mathrm{f}_{\text {clk }}$ cycles plus 200 ns . To guarantee proper clocking of SDATA when using asynchronous CS, SCLK should not be taken high sooner than $2 / \mathrm{f}_{\mathrm{clk}}+200 \mathrm{~ns}$ after CS goes low.
16. SDATA transitions on the falling edge of SCLK. Note that a rising SCLK must occur to enable the serial port shifting mechanism before falling edges can be recognized.
17. If $\overline{C S}$ is returned high before all data bits are output, the SDATA output will complete the current data bit and then go to high impedance.
3.3V SWITCHING CHARACTERISTICS (TA $=T_{\text {min to }}$ TMAX $^{2} V_{A+}=5 \mathrm{~V} \pm 10 \% ; \mathrm{VD}_{+}=3.3 \mathrm{~V} \pm$ $5 \%$; VA- $=-5 \mathrm{~V} \pm 10 \%$; Input Levels: Logic $0=0 \mathrm{~V}$, Logic $1=\mathrm{VD}+; \mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}$.) (Note 2)

| Parameter |  | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Clock |  | $\mathrm{f}_{\text {sclk }}$ | 0 | - | 1.25 | MHz |
| Serial Clock | Pulse Width High Pulse Width Low | $\begin{aligned} & \mathrm{tph} \\ & \mathrm{tpl}^{2} \end{aligned}$ | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ | - |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Access Time: | CS Low to data valid (Note 15) | tcsd | - | 100 | 200 | ns |
| Maximum Delay Time: | (Note 16) <br> SCLK falling to new SDATA bit | tdd | - | 400 | 600 | ns |
| Output Float Delay: | CS high to output Hi-Z (Note 17) SCLK falling to $\mathrm{Hi}-\mathrm{Z}$ | $\begin{aligned} & \text { tfd1 } \\ & \text { tfd2 } \end{aligned}$ | - | $\begin{gathered} 70 \\ 320 \end{gathered}$ | $\begin{aligned} & 150 \\ & 500 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |



Figure 3. Timing Relationships; Serial Data Read (Not to Scale)

## RECOMMENDED OPERATING CONDITIONS (DGND = ov) (Note 18)

| Parameter | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC Power Supplies: Positive Digital (VA+) - (VA-) Positive Analog Negative Analog | VD+ <br> $V_{\text {diff }}$ <br> VA+ <br> VA- | $\begin{gathered} 3.15 \\ 4.5 \\ 4.5 \\ 0 \end{gathered}$ | $\begin{gathered} 5.0 \\ 10 \\ 5.0 \\ -5.0 \\ \hline \end{gathered}$ | $\begin{gathered} 5.5 \\ 11 \\ 11 \\ -5.5 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Analog Reference Voltage <br> (Note 19) | (VREF+) (VREF-) | 1.0 | 2.5 | 3.6 | V |
| Analog Input Voltage: (Note 20) Unipolar Bipolar | VAIN VAIN | $\begin{gathered} 0 \\ -((\mathrm{VREF}+)-(\mathrm{VREF}-)) \end{gathered}$ |  | (VREF+)-(VREF-) <br> (VREF+)-(VREF-) | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |

Notes: 18. All voltages with respect to ground.
19. The CS5504 can be operated with a reference voltage as low as 100 mV ; but with a corresponding reduction in noise-free resolution. The common mode voltage of the voltage reference may be any value as long as +VREF and -VREF remain inside the supply values of VA+ and VA-.
20. The CS5504 can accept input voltages up to the analog supplies (VA+ and VA-). In unipolar mode the CS5504 will output all 1's if the dc input magnitude ((AIN+)-(AIN-)) exceeds ((VREF+)-(VREF-)) and will output all 0 's if the input becomes more negative than 0 Volts. In bipolar mode the CS5504 will output all 1's if the dc input magnitude ((AIN+)-(AIN-)) exceeds ((VREF+)-(VREF-)) and will output all 0 's if the input becomes more negative in magnitude than -((VREF+)-(VREF-)).

## ABSOLUTE MAXIMUM RATINGS*

| Parameter | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC Power Supplies: Digital Ground (Note 21) <br>   <br>  Positive Digital <br> Positive Analog  <br> (Note 22)  <br>  Negative Analog | DGND <br> VD+ <br> VA+ <br> VA- | $\begin{array}{r} \hline-0.3 \\ -0.3 \\ -0.3 \\ +0.3 \end{array}$ |  | $\begin{gathered} \hline(\mathrm{VD}+)-0.3 \\ 6.0 \text { or } V A+ \\ 12 \\ -6.0 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Current, Any Pin Except Supplies (Notes 23, 24) | lin | - | - | $\pm 10$ | mA |
| Output Current | lout | - | - | $\pm 25$ | mA |
| Power Dissipation (Total) (Note 25) |  | - | - | 500 | mW |
| Analog Input Voltage AIN and VREF pins | VINA | (VA-)-0.3 | - | (VA+)+0.3 | V |
| Digital Input Voltage | VIND | -0.3 | - | (VD+)+0.3 | V |
| Ambient Operating Temperature | TA | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -65 | - | 150 | ${ }^{\circ} \mathrm{C}$ |

Notes: 21. No pin should go more positive than (VA+)+0.3V.
22. $\mathrm{VD}+$ must always be less than ( $\mathrm{VA}+$ ) +0.3 V , and can never exceed +6.0 V .
23. Applies to all pins including continuous overvoltage conditions at the analog input (AIN) pin.
24. Transient currents of up to 100 mA will not cause SCR latch-up. Maximum input current for a power supply pin is $\pm 50 \mathrm{~mA}$.
25. Total power dissipation, including all input currents and output currents.

* WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.


## GENERAL DESCRIPTION

The CS5504 is a low power, 20-bit, monolithic CMOS A/D converter designed specifically for measurement of de signals. The CS5504 includes a delta-sigma charge-balance converter, a voltage reference, a calibration micro controller with SRAM, a digital filter and a serial interface.

The CS5504 is optimized to operate from a 32.768 kHz crystal but can be driven by an external clock whose frequency is between 30 kHz and 330 kHz . When the digital filter is operated with a 32.768 kHz clock, the filter has zeros precisely at 50 and 60 Hz line frequencies and multiples thereof.

The CS5504 uses a "start convert" command to latch the input channel selection and to start a convolution cycle on the digital filter. Once the filter cycle is completed, the output port is updated. When operated with a 32.768 kHz clock the ADC converts and updates its output port at 20 samples/sec. The output port operates in a synchronous externally-clocked interface format.

## THEORY OF OPERATION

## Basic Converter Operation

The CS5504 A/D converter has three operating states. These are stand-by, calibration, and conversion. When power is first applied, an internal power-on reset delay of about 10 ms resets all of the logic in the device. The oscillator must then begin oscillating before the device can be considered functional. After the power-on reset is applied, the device enters the wake-up period for 1800 clock cycles after clock is present. This allows the delta-sigma modulator and other circuitry (which are operating with very low currents) to reach a stable bias condition prior to entering into either the calibration or conversion states. During the 1800 cycle wake-up period, the device can accept an input command. Execu-
tion of this command will not occur until the complete wake-up period elapses. If no command is given, the device enters the standby state.

## Calibration

After the initial application of power, the CS5504 must enter the calibration state prior to performing accurate conversions. During calibration, the chip executes a two-step process. The device first performs an offset calibration and then follows this with a gain calibration. The two calibration steps determine the zero reference point and the full scale reference point of the converter's transfer function. From these points it calibrates the zero point and a gain slope to be used to properly scale the output digital codes when doing conversions.

The calibration state is entered whenever the CAL and CONV pins are high at the same time. The state of the CAL and CONV pins at poweron are recognized as commands, but will not be executed until the end of the 1800 clock cycle wake-up period.

If CAL and CONV become active (high) during the 1800 clock cycle wake-up time, the converter will wait until the wake-up period elapses before executing the calibration. If the wake-up time has elapsed, the converter will be in the standby mode waiting for instruction and will enter the calibration cycle immediately if CAL and CONV become active. The calibration lasts for 3246 clock cycles. Calibration coefficients are then retained in the SRAM (static RAM) for use during conversion.

The states of A 0 and $\mathrm{BP} / \overline{\mathrm{UP}}$ are ignored during calibration but should remain stable throughout the calibration period to minimize noise.

When conversions are performed in unipolar mode or in bipolar mode, the converter uses the same calibration factors to compute the digital

CS5504
output code. The only difference is that in bipolar mode the on-chip microcontroller offsets the computed output word by a code value of 8000 H . This means that the bipolar measurement range is not calibrated from full scale positive to full scale negative. Instead it is calibrated from the bipolar zero scale point to full scale positive. The slope factor is then extended below bipolar zero to accommodate the negative input signals. The converter can be used to convert both unipolar and bipolar signals by changing the BP//UP pin. Recalibration is not required when switching between unipolar and bipolar modes.

At the end of the calibration cycle, the on-chip micro controller checks the logic state of the CONV signal. If the CONV input is low the device will enter the standby mode where it waits for further instruction. If the CONV signal is high at the end of the calibration cycle, the converter will enter the conversion state and perform a conversion on the input channel. The CAL signal can be returned low any time after calibration is initiated. CONV can also be returned low, but it should never be taken low and then taken back high until the calibration period has ended and the converter is in the standby state. If CONV is taken low and then high again with CAL high while the converter is calibrating, the device will interrupt the current calibration cycle and start a new one. If CAL is taken low and CONV is taken low and then high during calibration, the calibration cycle will continue as the conversion command is disregarded. The state of $\mathrm{BP} / \overline{\mathrm{UP}}$ is not important during calibrations.

If an "end of calibration" signal is desired, pulse the CAL signal high while leaving the CONV signal high continuously. Once the calibration is completed, a conversion will be performed. At the end of the conversion, $\overline{\text { DRDY }}$ will fall to indicate the first valid conversion after the calibration has been completed.

## Conversion

The conversion state can be entered at the end of the calibration cycle, or whenever the converter is idle in the standby mode. If CONV is taken high to initiate a calibration cycle ( CAL also high), and remains high until the calibration cycle is completed (CAL is taken low after CONV transitions high), the converter will begin a conversion upon completion of the calibration period. The device will perform a conversion on the input channel selected by A0 when CONV transitions high. Table 1 indicates the multiplexer channel selection truth table.

| A0 | Channel Addressed |
| :---: | :---: |
| 0 | AIN1 |
| 1 | AIN2 |

Table 1. Multiplexer Truth Table
The A0 input is latched internal to the CS5504 when CONV rises. A0 has internal pull-down circuits which default the multiplexer to channel AIN1.

The BP/ $\overline{\mathrm{UP}}$ pin is not a latched input. The $\mathrm{BP} / \overline{\mathrm{UP}}$ pin controls how the output word from the digital filter is processed. In bipolar mode the output word computed by the digital filter is offset by 80000 H (see Understanding Converter Calibration). BP/ $\overline{\mathrm{UP}}$ can be changed after a conversion is started as long as it is stable for 82 clock cycles of the conversion period prior to $\overline{\text { DRDY }}$ falling. If one wishes to intermix measurement of bipolar and unipolar signals on various input channels, it is best to switch the $\mathrm{BP} / \overline{\mathrm{UP}}$ pin immediately after $\overline{\mathrm{DRDY}}$ falls and leave $\mathrm{BP} / \overline{\mathrm{UP}}$ stable until $\overline{\mathrm{DRDY}}$ falls again.

The digital filter in the CS5504 has a Finite Impulse Response and is designed to settle to full accuracy in one conversion time.

If CONV is left high, the CS5504 will perform continuous conversions. The conversion time will be 1622 clock cycles. If conversion is initi-
ated from the standby state, there may be up to two XIN clock cycles of uncertainty as to when conversion actually begins. This is because the internal logic operates at one half the external clock rate and the exact phase of the internal clock may be $180^{\circ}$ out of phase relative to the XIN clock. When a new conversion is initiated from the standby state, it will take up to two XIN clock cycles to begin. Actual conversion will use 1624 clock cycles before $\overline{\text { DRDY }}$ goes low to indicate that the serial port has been updated. See the Serial Interface Logic section of the data sheet for information on reading data from the serial port.

In the event the $A / D$ conversion command (CONV going positive) is issued during the conversion state, the current conversion will be terminated and a new conversion will be initiated.

## Voltage Reference

The CS5504 uses a differential voltage reference input. The positive input is VREF+ and the negative input is VREF-. The voltage between VREF+ and VREF- can range from 1 volt minimum to 3.6 volts maximum. The gain slope will track changes in the reference without recalibration, accommodating ratiometric applications.

## Analog Input Range

The analog input range is set by the magnitude of the voltage between the VREF+ and VREFpins. In unipolar mode the input range will equal the magnitude of the voltage reference. In bipolar mode the input voltage range will equate to plus and minus the magnitude of the voltage reference. While the voltage reference can be as great as 3.6 volts, its common mode voltage can be any value as long as the reference inputs VREF+ and VREF- stay within the supply voltages for the A/D. The differential input voltage can also have any common mode value as long
as the maximum signal magnitude stays within the supply voltages.

The A/D converter is intended to measure dc or low frequency inputs. It is designed to yield accurate conversions even with noise exceeding the input voltage range as long as the spectral components of this noise will be filtered out by the digital filter. For example, with a 3.0 volt reference in unipolar mode, the converter will accurately convert an input dc signal up to 3.0 volts with up to $15 \%$ overrange for 60 Hz noise. A 3.0 volt dc signal could have a 60 Hz component which is 0.5 volts above the maximum input of 3.0 ( 3.5 volts peak; 3.0 volts dc plus 0.5 volts peak noise) and still accurately convert the input signal (XIN $=32.768 \mathrm{kHz}$ ). This assumes that the signal plus noise amplitude stays within the supply voltages.

The CS5504 converters output data in binary format when converting unipolar signals and in offset binary format when converting bipolar signals. Table 2 outlines the output coding for both unipolar and bipolar measurement modes.

| Unipolar Input <br> Voltage | Output <br> Codes | Bipolar Input <br> Voltage |
| :---: | :---: | :---: |
| $>$ (VREF - 1.5 LSB) | FFFFF | $>$ (VREF - 1.5 LSB) |
| VREF - 1.5 LSB | FFFFF <br> FFFFE | VREF - 1.5 LSB |
| VREF/2 - 0.5 LSB | $\overline{\mathbf{8 0 0 0 0}}$ | -0.5 LSB |
| +0.5 LSB | $\underline{\mathbf{0 0 0 0 1}}$ | -VREF + 0.5 LSB |
| $<(+0.5 \mathrm{LSB})$ | $\mathbf{0 0 0 0 0 0}$ | <(VREF + 0.5 LSB) |

Note: Table excludes common mode voltage on the signal and reference inputs.

Table 2. Output Coding

## Converter Performance

The CS5504 A/D converter has excellent linearity performance. Calibration minimizes the errors in offset and gain. The CS5504 device has no missing code performance to 20-bits. The converter achieves Common Mode Rejection (CMR) at dc of 105 dB typical, and CMR at 50 and 60 Hz of 120 dB typical.

The CS5504 can experience some drift as temperature changes. The CS5504 uses chopper-stabilized techniques to minimize drift. Measurement errors due to offset or gain drift can be eliminated at any time by recalibrating the converter.

## Analog Input Impedance Considerations

The analog input of the CS5504 can be modeled as illustrated in Figure 4 (the model ignores the multiplexer switch resistance). Capacitors ( 15 pF each) are used to dynamically sample each of the inputs (AIN+ and AIN-). Every half XIN cycle the switch alternately connects the capacitor to the output of the buffer and then directly to the AIN pin. Whenever the sample capacitor is switched from the output of the buffer to the AIN pin, a small packet of charge (a dynamic demand of current) is required from the input source to settle the voltage of the sample capaci-


Figure 4. Analog Input Model
tor to its final value. The voltage on the output of the buffer may differ up to 100 mV from the actual input voltage due to the offset voltage of the buffer. Timing allows one half of a XIN clock cycle for the voltage on the sample capacitor to settle to its final value.

An equation for the maximum acceptable source resistance is derived.

$$
\mathrm{Rs}_{\max }=\frac{-1}{2 X I N(15 \mathrm{pF}+\mathrm{CEXT}) \ln \left[\frac{\mathrm{V}_{\mathrm{e}}}{\mathrm{~V}_{\mathrm{e}}+\frac{15 \mathrm{pF}(100 \mathrm{mv})}{(15 \mathrm{pF}+\mathrm{CEXT})}}\right]}
$$

This equation assumes that the offset voltage of the buffer is 100 mV , which is the worst case. The value of Ve is the maximum error voltage which is acceptable. CEXT is the combination of any external or stray capacitance.

For a maximum error voltage (Ve) of 600 nV in the CS5504 (1/4LSB at 20-bits), the above equation indicates that when operating from a 32.768 kHz XIN, source resistances up to $84 \mathrm{k} \Omega$ in the CS5504 are acceptable in the absence of external capacitance $($ CEXT $=0)$.

The VREF+ and VREF- inputs have nearly the same structure as the AIN+ and AIN- inputs. Therefore, the discussion on analog input impedance applies to the voltage reference inputs as well.

## Digital Filter Characteristics

The digital filter in the CS5504 is the combination of a comb filter and a low pass filter. The comb filter has zeros in its transfer function which are optimally placed to reject line interference frequencies ( 50 and 60 Hz and their multiples) when the CS5504 is clocked at


Frequency (Hz)
Figure 5. Filter Magnitude Plot to 260 Hz


Figure 6. Filter Magnitude Plot to 50 Hz
32.768 kHz . Figures 5, 6 and 7 illustrate the magnitude and phase characteristics of the filter. Figure 5 illustrates the filter attenuation from dc to 260 Hz . At exactly $50,60,100$, and 120 Hz the filter provides over 120 dB of rejection. Table 3 indicates the filter attenuation for each of the potential line interference frequencies when the converter is operating with a 32.768 kHz clock. The converter yields excellent attenuation

| Frequency |  |  |  |
| :---: | :---: | :---: | :---: |
| $(\mathbf{H z})$ | Notch <br> Depth <br> $(\mathrm{dB})$ | Frequency <br> $(\mathrm{Hz})$ | Minimum <br> Attenuation <br> $(\mathrm{dB})$ |
| 50 | 125.6 | $50 \pm 1 \%$ | 55.5 |
| 60 | 126.7 | $60 \pm 1 \%$ | 58.4 |
| 100 | 145.7 | $100 \pm 1 \%$ | 62.2 |
| 120 | 136.0 | $120 \pm 1 \%$ | 68.4 |
| 150 | 118.4 | $150 \pm 1 \%$ | 74.9 |
| 180 | 132.9 | $180 \pm 1 \%$ | 87.9 |
| 200 | 102.5 | $200 \pm 1 \%$ | 94.0 |
| 240 | 108.4 | $240 \pm 1 \%$ | 104.4 |

Table 3. Filter Notch Attenuation (XIN = $\mathbf{3 2 . 7 6 8} \mathbf{~ k H z}$ )


Figure 7. Filter Phase Plot to $50 \mathbf{~ H z}$
of these interference frequencies even if the fundamental line frequency should vary $\pm 1 \%$ from its specified frequency. The -3dB corner frequency of the filter when operating from a 32.768 kHz clock is 17 Hz . Figure 7 illustrates that the phase characteristics of the filter are precisely linear phase.

If the CS5504 is operated at a clock rate other than 32.768 kHz , the filter characteristics, including the comb filter zeros, will scale with the operating clock frequency. Therefore, optimum rejection of line frequency interference will occur with the CS5504 running at 32.768 kHz .

## Anti-Alias Considerations for Spectral Measurement Applications

Input frequencies greater than one half the output word rate $(C O N V=1)$ may be aliased by the converter. To prevent this, input signals should be limited in frequency to no greater than one half the output word rate of the converter (when
CONV =1). Frequencies close to the modulator sample rate (XIN/2) and multiples thereof may also be aliased. If the signal source includes spectral components above one half the output word rate (when CONV $=1$ ) these components should be removed by means of low-pass filtering prior to the A/D input to prevent aliasing. Spectral components greater than one half the output word rate on the VREF inputs (VREF+ and VREF-) may also be aliased. Filtering of the reference voltage to remove these spectral components from the reference voltage is desirable.

## Crystal Oscillator

The CS5504 is designed to be operated using a 32.768 kHz "tuning fork" type crystal. One end of the crystal should be connected to the XIN input. The other end should be attached to XOUT. Short lead lengths should be used to minimize stray capacitance.

Over the industrial temperature range ( -40 to $+85^{\circ} \mathrm{C}$ ) the on-chip gate oscillator will oscillate with other crystals in the range of 30 kHz to 53 kHz . The chip will operate with external clock frequencies from 30 kHz to 330 kHz over the industrial temperature range. The 32.768 kHz crystal is normally specified as a time-keeping
crystal with tight specifications for both initial frequency and for drift over temperature. To maintain excellent frequency stability, these crystals are specified only over limited operating temperature ranges (i.e. $-10^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ ) by the manufacturers. Applications of these crystals with the CS5504 does not require tight initial tolerance or low tempco drift. Therefore, a lower cost crystal with looser initial tolerance and tempco will generally be adequate for use with the CS5504. Also check with the manufacturer about wide temperature range application of their standard crystals. Generally, even those crystals specified for limited temperature range will operate over much larger ranges if frequency stability over temperature is not a requirement. The frequency stability can be as bad as $\pm 3000 \mathrm{ppm}$ over the operating temperature range and still be typically better than the line frequency ( 50 Hz or 60 Hz ) stability over cycle-to-cycle during the course of a day.

## Serial Interface Logic

The digital filter in the CS5504 takes 1624 clock cycles to compute an output word once a conversion begins. At the end of the conversion cycle, the filter will attempt to update the serial port. Two clock cycles prior to the update DRDY will go high. When DRDY goes high just prior to a port update it checks to see if the port is either empty or unselected ( $\overline{\mathrm{CS}}=1$ ). If the port is empty or unselected, the digital filter will update the port with a new output word. When new data is put into the port DRDY will go low.

## Reading Serial Data

SDATA is the output pin for the serial data. When $\overline{\mathrm{CS}}$ goes low after new data becomes available (DRDY goes low), the SDATA pin comes out of Hi-Z with the MSB data bit present. SCLK is the input pin for the serial clock. If the MSB data bit is on the SDATA pin, the
first rising edge of SCLK enables the shifting mechanism. This allows the falling edges of SCLK to shift subsequent data bits out of the port. Note that if the MSB data bit is output and the SCLK signal is high, the first falling edge of SCLK will be ignored because the shifting mechanism has not become activated. After the first rising edge of SCLK, each subsequent falling edge will shift out the serial data. Once the LSB is present, the falling edge of SCLK will cause the SDATA output to go to $\mathrm{Hi}-\mathrm{Z}$ and DRDY to return high. The serial port register will be updated with a new data word upon the completion of another conversion if the serial port has been emptied, or if the $\overline{\mathrm{CS}}$ is inactive (high).
$\overline{\mathrm{CS}}$ can be operated asynchronously to the DRDY signal. The DRDY signal need not be monitored as long as the $\overline{\mathrm{CS}}$ signal is taken low for at least two XIN clock cycles plus 200 ns prior to SCLK being toggled. This ensures that $\overline{\mathrm{CS}}$ has gained control over the serial port.

## Power Supplies and Grounding

The analog and digital supply pins to the CS5504 are brought out on separate pins to minimize noise coupling between the analog and digital sections of the chip. Note that there is no analog ground pin. No analog ground pin is required because the inputs for measurement and for the voltage reference are differential and require no ground. In the digital section of the chip the supply current flows into the VD+ pin and out of the DGND pin. As a CMOS device, the CS5504 requires that the supply voltage on the VA+ pin always be more positive than the voltage on any other pin of the device. If this requirement is not met, the device can latch-up or be damaged. In all circumstances the VA+ voltage must remain more positive than the VD+ or DGND pins; VD+ must remain more positive than the DGND pin.

The following power supply options are possible:

$$
\begin{array}{lrr}
\mathrm{VA}+=+5 \mathrm{~V} \text { to }+10 \mathrm{~V}, \quad \mathrm{VA}-=0 \mathrm{~V}, & \mathrm{VD}+=+5 \mathrm{~V} \\
\mathrm{VA}+=+5 \mathrm{~V}, & \mathrm{VA}-=-5 \mathrm{~V}, & \mathrm{VD}+=+5 \mathrm{~V} \\
\mathrm{VA}+=+5 \mathrm{~V}, & \mathrm{VA}-=0 \mathrm{~V} \text { to }-5 \mathrm{~V}, & \mathrm{VD}+=+3.3 \mathrm{~V}
\end{array}
$$

The CS5504 cannot be operated with a 3.3 V digital supply if $\mathrm{VA}+$ is greater than +5.5 V .

Figure 8 illustrates the System Connection Diagram for the CS5504 using a single +5 V supply. Note that all supply pins are bypassed with $0.1 \mu \mathrm{~F}$ capacitors and that the VD+ digital supply is derived from the VA+ supply.

Figure 9 illustrates the CS5504 using dual supplies of +5 and -5 V .

Figure 10 illustrates the CS5504 using dual supplies of +10 V analog and +5 V digital.

When using separate supplies for VA+ and VD+, VA+ must be established first. VD+ should never become more positive than VA+ under any operating condition. Remember to investigate transient power-up conditions, when one power supply may have a faster rise time.


Figure 8. CS5504 System Connection Diagram Using Single Supply


Figure 9. CS5504 System Connection Diagram Using Dual Supplies


Figure 10. CS5504 System Connection Diagram Using Dual Supply, +10V Analog, +5V Digital

## PIN DESCRIPTIONS*

MULTIPLEXER SELECTION INPUT<br>CHIP SELECT CONVERT CALIBRATE CRYSTAL IN CRYSTAL OUT BIPOLAR/UNIPOLAR DIFFERENTIAL ANALOG INPUT DIFFERENTIAL ANALOG INPUT


$\overline{\text { DRDY }}$
SDATA
SCLK
VD+
DGND
VA-
VA+
VREF-
VREF+ VOLTAGE REFERENCE INPUT
AIN2- DIFFERENTIAL ANALOG INPUT
*Pinout applies to both PDIP and SOIC

## Clock Generator

XIN; XOUT - Crystal In; Crystal Out, Pins 5, 6.

A gate inside the chip is connected to these pins and can be used with a crystal to provide the master clock for the device. Alternatively, an external (CMOS compatible) clock can be supplied into the XIN pin to provide the master clock for the device. Loss of clock will put the device into a lower powered state (approximately $70 \%$ power reduction).

## Serial Output I/O

## CS - Chip Select, Pin 2.

This input allows an external device to access the serial port.

## $\overline{\text { DRDY }}$ - Data Ready, Pin 20.

Data Ready goes low at the end of a digital filter convolution cycle to indicate that a new output word has been placed into the serial port. DRDY will return high after all data bits are shifted out of the serial port or two master clock cycles before new data becomes available if the $\overline{\mathrm{CS}}$ pin is inactive (high).

## SDATA - Serial Data Output, Pin 19.

SDATA is the output pin of the serial output port. Data from this pin will be output at a rate determined by SCLK. Data is output MSB first and advances to the next data bit on the falling edges of SCLK. SDATA will be in a high impedance state when not transmitting data.

## SCLK - Serial Clock Input, Pin 18.

A clock signal on this pin determines the output rate of the data from the SDATA pin. This pin must not be allowed to float.

## Control Input Pins

## CAL - Calibrate, Pin 4.

When taken high the same time that the CONV pin is taken high the converter will perform a self-calibration which includes calibration of the offset and gain scale factors in the converter.

## CONV - Convert, Pin 3.

The CONV pin initiates a calibration cycle if it is taken from low to high while the CAL pin is high, or it initiates a conversion if it is taken from low to high with the CAL pin low. If CONV is held high (CAL low) the converter will do continuous conversions.

## BP/UP - Bipolar/Unipolar, Pin 7.

The BP/UP pin selects the conversion mode of the converter. When high the converter will convert bipolar input signals; when low it will convert unipolar input signals.

## A0 - Multiplexer Selection Input, Pin 1.

Selects the input channel for conversion. A $0=0=$ AIN1. A0 is latched when CONV transitions from low to high. This input has a pull-down resistor internal to the chip.

## Measurement and Reference Inputs

AIN1+, AIN2+, AIN1-, AIN2- - Differential Analog Inputs, Pins 8, 9, 10, 11.
Analog differential inputs to the delta-sigma modulator.
VREF+, VREF- - Differential Voltage Reference Inputs, Pins 12, 13.
A differential voltage reference on these pins operates as the voltage reference for the converter. The voltage between these pins can be any voltage between 1.0 and 3.6 volts.

## Power Supply Connections

VA+ - Positive Analog Power, Pin 14.
Positive analog supply voltage. Nominally +5 volts.

## VA- - Negative Analog Power, Pin 15.

Negative analog supply voltage. Nominally -5 volts.

## VD+ - Positive Digital Power, Pin 17.

Positive digital supply voltage. Nominally +5 volts or +3.3 volts.
DGND - Digital Ground, Pin 16.
Digital Ground.

## SPECIFICATION DEFINITIONS

## Linearity Error

The deviation of a code from a straight line which connects the two endpoints of the A/D Converter transfer function. One endpoint is located $1 / 2$ LSB below the first code transition and the other endpoint is located $1 / 2$ LSB beyond the code transition to all ones. Units in percent of full-scale.

## Differential Nonlinearity

The deviation of a code's width from the ideal width. Units in LSBs.

## Full Scale Error

The deviation of the last code transition from the ideal [\{(VREF+) - (VREF-) \}-3/2 LSB]. Units are in LSBs.

## Unipolar Offset

The deviation of the first code transition from the ideal ( $1 / 2$ LSB above the voltage on the AINpin.) when in unipolar mode ( $\mathrm{BP} / \overline{\mathrm{UP}}$ low). Units are in LSBs.

## Bipolar Offset

The deviation of the mid-scale transition ( $011 \ldots 111$ to $100 \ldots 000$ ) from the ideal ( $1 / 2 \mathrm{LSB}$ below the voltage on the AIN- pin.) when in bipolar mode (BP/UP high). Units are in LSBs

## ORDERING INFORMATION

| Model | Package | Temperature |
| :--- | :---: | :---: |
| CS5504-BP | 20-pin Plastic DIP |  |
| CS5504-BS | 20-pin SOIC | -40 to $+85^{\circ} \mathrm{C}$ |
| CS5504-BSZ (lead free) |  |  |

## ENVIRONMENTAL, MANUFACTURING, \& HANDLING INFORMATION

| Model Number | Peak Reflow Temp | MSL Rating* | Max Floor Life |
| :--- | :---: | :---: | :---: |
| CS5504-BP | $260^{\circ} \mathrm{C}$ | 1 | No Limit |
| CS5504-BS | $240^{\circ} \mathrm{C}$ | 2 | 365 Days |
| CS5504-BSZ (lead free) | $260^{\circ} \mathrm{C}$ | 3 | 7 Days |

* MSL (Moisture Sensitivity Level) as specified by IPC/JEDEC J-STD-020.


## REVISION HISTORY

| Revision | Date | Changes |
| :---: | :---: | :--- |
| F1 | MAR 1995 | First Final Release |
| F2 | AUG 2005 | Updated device ordering info. Updated legal notice. Added MSL data.. |

## Contacting Cirrus Logic Support

For all product questions and inquiries contact a Cirrus Logic Sales Representative.
To find the one nearest to you go to www.cirrus.com

[^0]- NOTES -


[^0]:    IMPORTANT NOTICE
    Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.
    CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

    Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.
    SPI is a trademark of Motorola, Inc.
    Microwire is a trademark of National Semiconductor Corporation.

